Systems and Means of Informatics

2025, Volume 35, Issue 2, pp 45-60

NONREDUNDANT SELF-TIMED CODING: IMPLEMENTATION OF THE INFORMATION CHANNEL

Yu. A. Stepchenkov

Abstract

The article considers the possibility of organizing nonredundant self-timed (ST) coding and the circuit design basis for implementing digital ST circuits with three-level coding of information signals based on the use of bipolar power supply. The considered coding method meets the requirement for implementing the ST code and ensures correct transmission of parallel information between the system components (receiving and transmitting devices and communication channels) regardless of the values of time delays introduced by them. The considered ST coding method is nonredundant, since the width of such an information ST channel (the number of bits) exactly coincides with the width of the information channel in the synchronous information channel. In ST circuits, three-level coding of information signals instead of the traditional paraphase allows one to get rid of the need for dualization of the logical functions performed by the circuit and halves the number of combinational logic cells. However, it complicates the circuit design of each cell and requires the use of an additional negative power supply. A smaller number of information signals in three-level ST circuits facilitates their layout implementation. However, the need for negative power supply complicates their use in typical digital equipment and a more complex technological process of their manufacture which provides for the implementation in a single cycle of CMOS (complementary metal-oxide semiconductor) transistors with an induced and built-in channel and with different threshold voltages, makes their production more expensive. The considered circuit solutions based on bipolar power supply can also be used in synchronous circuit design in two versions: traditional binary coding (1, 0) to increase the level of fault tolerance and ternary coding (+1,0, -1) to increase the efficiency of data representation.

[+] References (24)

Varshavsky, V.I., M.A. Kishinevsky, V.B. Marakhovsky, and V.A. Peschansky. 1990. Self-timed control of concurrent processes. Kluver Academic Publs. 245 p. doi: 10.1007/978-94-009-0483-3.
Sparsp, J. 2020. Introduction to asynchronous circuit design. Copenhagen, Denmark: DTU Compute, Technical University of Denmark. 255 p. Available at: https:// backend.orbit.dtu.dk/ws/files/215895041/JSPAjsync_book_2020_PDF.pdf (accessed April 9, 2025).
Muller, D. E., and W. C. Bartky. 1959. A theory of asynchronous circuits. Symposium (International) on the Theory of Switching Proceedings. Harvard University Press. 1:204-243.
Mizin, I. A., and A. V. Filin. 1995. Printsipial'naya baza arkhitektury estestvenno nadezhnykh komp'yuterov [Fundamental basis of the architecture of naturally reliable computers]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 7:172-197.
Mizin, I. A., and A. V. Filin. 1999. Samosinkhronizatsiya-estestvennyy put' obespecheniya dolgozhivuchesti integral'nykh skhem [Self-synchronization is a natural way to ensure the longevity of integrated circuits]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 9:242-247.
Stepchenkov, Yu. A., Yu. G. Diachenko, and Yu. A. Gorelkin. 2011. Samosinkhronnye skhemy - budushchee mikroelektroniki [Self-synchronous circuits are the future of microelectronics]. Voprosy radioelektroniki. Ser. Elektronnaya vychislitel'naya tekhni- ka [Questions of Radio Electronics. Electronic Computer Engineering ser.] 2:153-184. EDN: NZHCBV.
Sokolov, I. A., Yu. A. Stepchenkov, S. G. Bobkov, V. N. Zakharov, Yu. G. Diachenko, Yu. V. Rogdestvenski, and A. V. Surkov. 2014. Bazis realizatsii super-EVM eksaflopsnogo klassa [Implementation basis of exaflops class supercomputer]. Informatika i ee Primeneniya - Inform. Appl. 8(1):45-70. doi: 10.14357/19922264140106. EDN: RYYFGD.
Zakharov, V., Y. Stepchenkov, Y. Diachenko, and Y. Rogdestvenski. 2020. Selftimed circuitry retrospective. Conference (International) on Engineering Technologies and Computer Science Proceedings. Piscataway, NJ: IEEE. 63-69. doi: 10.1109/ EnT48576.2020.00018.
Sokolov, I. A., Yu. A. Stepchenkov, Yu. G. Diachenko, N. V. Morozov, D. Yu. Stepchenkov, and D.Yu. Diachenko. 2022. Analiz sboeustoychivosti samosinkhronnogo konveyera [Self-timed pipeline's soft error tolerance analysis]. Sistemy i Sredst- va Informatiki - Systems and Means of Informatics 32(4):4-13. doi: 10.14357/ 08696527220401. EDN: NXADJN.
Sokolov, I. A., Yu. A. Stepchenkov, Yu. G. Diachenko, and Yu.V. Rogdestvenski. 2022. Otsenka nadezhnosti sinkhronnogo i samosinkhronnogo konveyerov [Synchronous and self-timed pipeline's reliability estimation]. Informatika i ee Primeneniya - Inform. Appl. 16(4):2-7. doi: 10.14357/19922264220401.EDN: GWXJHM.
Diachenko, Y., Y. Stepchenkov, and D. Khilko. 2024. Self-timed counter synthesis. Conference (International) on Industrial Engineering, Applications and Manufacturing Proceedings. Piscataway, NJ: IEEE. 837-842. doi: 10.1109/ icieam60818.2024.10553896.
Varshavskiy, V. I., M. A. Kishinevskiy, V. B. Marakhovskiy, et al. 1986. Avtomatnoe upravlenie asinkhronnymi protsessami v EVM i diskretnykh sistemakh [Automata control of asynchronous processes in computers and discrete systems]. Ed. V. I. Varshavskiy. Moscow: Nauka. 398 p.
Gaudet, V. 2016. A survey and tutorial on contemporary aspects of multiple-valued logic and its application to microelectronic circuits. IEEE J. Em. Sel. Top. C. 6(1):5-12. doi: 10.1109/jetcas.2016.2528041.
Sandhie, Z.T. 2021. Multiple-valued logic: Technology and circuit implementation. Kansas City, MO: University of Missouri-Kansas City. Diss. 122 p.
Kushnirenko, A.N. 23.01.1992. Troichnyy diz"yunktor na MDP-tranzistorakh [Ternary logic disjunction using metal-insulator-semiconductor transistors]. Patent USSR No. SU1707757 A1. EDN: CASHOD.
Makarov, D. A. 2000. Issledovanie trekhurovnevykh logicheskikh ustroystv [Research of three-level logic devices]. Saint Petersburg: GUAP. Diploma Thesis. 160 p.
Bainbridge, J., and S. Furber. 2002. Chain: A delay-insensitive chip area interconnect. IEEE Micro 22(5): 16-23. doi: 10.1109/MM.2002.1044296.
Mariani, R., R. Roncella, R. Saletti, and P. Terreni. 1997. On the realisation of delay-insensitive asynchronous circuits with CMOS ternary logic. 3rd Symposium (International) on Advanced Research in Asynchronous Circuits and Systems Proceedings. Piscataway, NJ: IEEE. 54-62. doi: 10.1109/ASYNC.1997.587152.
Kushnerov, A. 2005. Troichnaya tsifrovaya tekhnika: retrospektiva i sovremennost' [Ternary digital technology. Retrospective and contemporary state]. Beersheba, Israel: Ben-Gurion University of the Negev. 15 p. doi: 10.13140/RG.2.2.10382.00327.
Plekhanov, L. P. 2013. Osnovy samosinkhronnykh elektronnykh skhem [Basics of selftimed electronic circuits]. Moscow: Binom. Laboratory of knowledge. 208 p. EDN: SUMKIV.
Dhande, A.P., V.T. Ingole, and V.R. Ghiye. 2014. Ternary digital system: Concepts and applications. SM Online Publs. LLC. 131 p.
Karmazinskiy, A.N. 1983. Sintez printsipial'nykh skhem tsifrovykh elementov na MDP-tranzistorakh [Synthesis of basic circuits diagrams of digital elements on MOS transistors]. Moscow: Radio i svyaz'. 256 p.
Korotkov, A. S., D. V. Morozov, and M. M. Pilipko. 2008. Bazovyy troichnyy logicheskiy element na osnove standartnoy MOP tekhnologii [Basic ternary logic element based on standard MOS technology]. Problemy razrabotki perspektivnykh mikro- i nanoelektronnykh sistem (MES) [Problems of development of advanced micro and nanoelectronic systems] 1:46в-471. EDN: MQJBFV.
Zatsarinny, A. A., Yu. A. Stepchenkov, Yu. G. Diachenko, and Yu. V. Rozhdestvenskiy. 2020. Samosinkhronnye skhemy kak baza sozdaniya vysokonadezhnykh vysokoproizvoditel'nykh komp'yuterov sleduyushchego pokoleniya [Self-timed circuits as a basis for developing next generation high-reliable high-performance computers]. Izvestiya vysshikh uchebnykh zavedeniy. Materialy elektronnoy tekhniki [Materials of Electronics Engineering] 23(4):277-281. doi: 10.17073/1609-3577-2020-4-277-281. EDN: PEIHYV.

[+] About this article