Systems and Means of Informatics
2020, Volume 30, Issue 2, pp 11-20
UNIVERSAL FUNCTIONAL METHOD FOR ANALYZING LARGE SELF-TIMED CIRCUITS
- L. P. Plekhanov
- V. N. Zakharov
Abstract
One of the main tasks of creating self-timed circuits is to analyze their self-synchronicity. Known event-based methods do not provide a complete analysis of self-timed circuits of real complexity due to the excessive amount of calculations. Within the framework of the functional approach, a universal method based on the automatic division of the scheme into minimal self-timed cells is proposed. The method allows one to radically reduce the necessary calculations and analyze self-timed circuits of any size.
[+] References (9)
- Muller, D. E., and W. C. Bartky. 1959. A theory of asynchronous circuits. Symposium (International) on the Theory of Switching Proceedings. Harvard University Press. 1:204-243.
- Plekhanov, L.P., and Yu. A. Stepchenkov. 2006. Eksperimental'naya proverka neko- torykh svoystv strogo samosinkhronnykh skhem [Experimental verification of some properties of strictly self-timed circuits]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 16:476-485.
- Varshavsky, V. I., eds. 1986. Avtomatnoe upravlenie asinkhronnymi protsessami v EVM
i diskretnykh sistemakh [Automata control of asynchronous processes in computers and discrete systems]. Moscow: Nauka. 398 p.
- Plekhanov, L. P. 2010. Polnota analiza elektronnykh skhem na samosinkhronnost' [Completeness of electronic circuit analysis for self-timing]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 20(1):48-58.
- Plekhanov, L. P. 2013. Osnovy samosinkhronnykh elektronnykh skhem [The basics of self-timed electronic circuits]. Moscow: Binom. Laboratoriya znaniy. 208 p.
- Plekhanov, L., V. Zakharov, and Yu. Stepchenkov. 2015. Functional approach in selftimed circuits design. IEEE East-West Design & Test Symposium Proceedings. IEEE. 282-285.
- Plekhanov, L. P. 2016. Analiz samosinkhronnosti elektronnykh skhem na nizhnem urovne ierarkhii [Self-timing analysis of electronic circuits at the lower level of hierarchy]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 26(2):23-42.
- Sokolov, I. A., Yu.V. Rozhdestvensky, Yu. G. Diachenko, et al. 2018. Nechuvstvitel'nyy k zaderzhkam blok umnozheniya-slozheniya-vychitaniya s plavayushchey tochkoy [Delay-insensitive floating pont multiply-add-subtract unit]. Problemy razrabotki per- spektivnykh mikro- i nanoelektronnykh system: Sb. trudov [Problems of developing promising micro- and nanoelectronic systems proceedings]. Moscow: IPPM RAN. II: 170-177.
- Stepchenkov, Yu. A., A. N. Denisov, Yu. G. Diachenko, et al. 2017. Biblioteka funktsional'nykh yacheek dlya proektirovaniya samosinkhronnykh poluzakaznykh mikroskhem seriy 5503 i 5507 [Library of functional cells for designing self-timed semicustom chips of the 5503 and 5597 series]. Poluzakaznye BIS na BMK seriy 5503 i 5504 [Semicustom chips of the 5503 and 5597 series]. Moscow: Tekhnosfera. Vol. 4. 376 p.
[+] About this article
Title
UNIVERSAL FUNCTIONAL METHOD FOR ANALYZING LARGE SELF-TIMED CIRCUITS
Journal
Systems and Means of Informatics
Volume 30, Issue 2, pp 11-20
Cover Date
2020-06-30
DOI
10.14357/08696527200202
Print ISSN
0869-6527
Publisher
Institute of Informatics Problems, Russian Academy of Sciences
Additional Links
Key words
self-timed circuits; analysis of self-timed circuits
Authors
L. P. Plekhanov  and V. N. Zakharov
Author Affiliations
Institute of Informatics Problems, Federal Research Center "Computer Science
and Control", Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation
|