Systems and Means of Informatics
2019, Volume 29, Issue 4, pp 14-27
INDICATION OPTIMIZATION IN MULTIBIT SELF-TIMED CIRCUITS
- Yu. A. Stepchenkov
- Yu. G. Diachenko
- Yu. V. Rogdestvenski
- N. V. Morozov
- D. Yu. Stepchenkov
- D. Yu. Diachenko
Abstract
Indication subcircuit in self-timed (ST) circuits provides both control of the completion of switching all their cells to the current phase and control of their functional blocks interaction. An increase of the ST-circuit capacity leads to rising contribution of the indication subcircuit to the circuit's transient delay. The paper discusses the optimization of the indication subcircuit and
the organization of the ST-pipeline intended for improving performance of the whole circuit. Register bit for storing intermediate data in the pipeline stages is implemented on the basis of hysteretic trigger instead of traditional RS-trigger.
Such register bit has less complexity and provides storing both the work and the spacer states of a dual-rail data. Discipline of the pipeline stage phase control by means of total indication outputs of the adjacent pipeline stages is replaced with bit-wise indication and bit-wise control principle, which utilizes the parallelism of the calculations in the multibit ST-circuits. Proposed solutions essentially improve ST-circuits performance due to a slight complication of the indication subcircuit.
[+] References (7)
- Kishinevsky, M., A. Kondratyev, A. Taubin, and V. Varshavsky. 1994. Concurrent hardware: The theory and practice of self-timed design. New York, NY: John Wiley & Sons. 368 p.
- Sokolov, I. A., Yu. A. Stepchenkov, V. S. Petrukhin, Yu. G. Diachenko, and V. N. Zakharov. 2007. Samosinkhronnaya skhemotekhnika - perspektivnyy put' realizatsii apparatury [Self-timed circuitry is the perspective way for hardware realization]. Sistemy vysokoy dostupnosti [Highly Available Systems] 2(1-2):61-72.
- Stepchenkov, Yu. A., Yu. G. Diachenko, and G. A. Gorelkin. 2011. Samosinkhronnye skhemy - budushchee mikroelektroniki [Self-timed circuits are the future of microelectronics]. Voprosy radioelektroniki [Issues of Radio Electronics] 2:153-184.
- Stepchenkov, Yu. A., Yu. G. Diachenko, A.N. Denisov, and Yu. P. Fomin. 2009. G-trigger [G-trigger]. Patent RF No. 2371842.
- Stepchenkov, Y. A., Y. G. Diachenko, Y. V. Rogdestvenski, N. V. Morozov, D. Y. Stepchenkov, A. V. Rogdestvenskene, and A. V. Surkov. 2014. Samosinkhronnyy umnozhitel' s nakopleniem: varianty realizatsii [Self-timed fused multiply-add unit: Implementation variants]. Sistemy i Sredstva Informatiki - Systems and Means of Informatics 24(3):63-77.
- IEEE Computer Society. 2008. IEEE Standard for Floating-Point Arithmetic IEEE Std 754-2008. doi: 10.1109/IEEESTD.2008.4610935.
- Stepchenkov, Y. A., V. N. Zakharov, Y. V. Rogdestvenski, Y. G. Diachenko, N. V. Morozov, and D. Y. Stepchenkov. 2015. Speed-independent floating point coprocessor. Eeast-West Design and Test Symposium Proceedings. IEEE. 111-114.
[+] About this article
Title
INDICATION OPTIMIZATION IN MULTIBIT SELF-TIMED CIRCUITS
Journal
Systems and Means of Informatics
Volume 29, Issue 4, pp 14-27
Cover Date
2019-11-30
DOI
10.14357/08696527190402
Print ISSN
0869-6527
Publisher
Institute of Informatics Problems, Russian Academy of Sciences
Additional Links
Key words
self-timed circuit; pipeline; hysteretic trigger
Authors
Yu. A. Stepchenkov  , Yu. G. Diachenko , Yu. V. Rogdestvenski , N. V. Morozov , D. Yu. Stepchenkov , and D. Yu. Diachenko
Author Affiliations
Institute of Informatics Problems, Federal Research Center "Computer Science
and Control", Russian Academy of Sciences, 44-2 Vavilov Str., Moscow 119333, Russian Federation
|